

26. (Pending) The multimedia interface according to claim 23, further comprising a programmable, fast serial interface core to interface to a serial interface standard incorporated on the IC chip.

27. (Pending) The multimedia interface according to claim 23, further comprising a programmable CPU interface core incorporated on the IC chip.

C) 28. (Pending) The multimedia interface according to claim 23, further comprising a programmable memory interface (PMI) core incorporated on the IC chip.

29. (Currently Amended) Multimedia interface, ~~comprising~~ according to claim 37,
wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a media processor block incorporated on the IC chip;~~

~~_____ the at least one additional core includes the audio and/or video CODEC
incorporated on the IC chip for interfacing to external analog signals; and~~

~~_____ further comprising the power-down circuitry incorporated on the IC chip to
provide provides the power and/or processing savings when the audio and/or video CODEC is not
in use.~~

30. (Currently Amended) Multimedia interface, ~~comprising~~ according to claim 37,
wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a media processor block incorporated on the IC chip;~~

the at least one additional core includes the PLL phase locked loop (PLL)
circuitry ~~incorporated on the IC chip to reduce skew within various blocks within the IC chip;~~
and

~~further comprising the power-down circuitry incorporated on the IC chip to~~
~~provide~~ provides the power and/or processing savings when the PLL circuitry is not in use.

C1 31. (Currently Amended) Multimedia interface, ~~comprising~~ according to claim 37,
wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a media processor block incorporated on the IC chip;~~

the at least one additional core includes the ~~a programmable, fast serial interface~~
~~core to interface to a serial interface standard incorporated on the IC chip; and~~

~~further comprising the power-down circuitry incorporated on the IC chip to~~
~~provide~~ provides the power and/or processing savings when the serial interface core is not in use.

32. (Currently Amended) Multimedia interface, ~~comprising~~ according to claim 31,
wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a media processor block incorporated on the IC chip; and~~

~~_____ a programmable, fast the serial interface core to interface to a serial interface~~
~~standard is~~ incorporated within the reconfigurable logic block.

33. (Currently Amended) Multimedia interface, ~~comprising~~ according to claim 37,
wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~a media processor block incorporated on the IC chip;~~
the at least one additional core includes the [[a]] programmable CPU interface
core ~~incorporated on the IC chip;~~ and
~~further comprising the power-down circuitry incorporated on the IC chip to~~
~~provide~~ provides the power and/or processing savings when the programmable CPU interface
core is not in use.

c/ 34. (Pending) Multimedia interface according to claim 33, wherein:
the programmable CPU interface core is incorporated within the reconfigurable
logic block.

35. (Pending) Multimedia interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the IC chip;
a media processor block incorporated on the IC chip; and
a programmable memory interface (PMI) core incorporated on the IC chip, the
PMI core communicates with off-chip memory and configures it virtually into what is optimal
for an application that demands non-standard size memory.

36. (Pending) Multimedia interface according to claim 52, wherein:
the programmable memory interface core is incorporated within the
reconfigurable logic block.

37. (Pending) Multimedia interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the IC chip;
a media processor block incorporated on the IC chip; and
at least one additional core selected from the group consisting of

audio and/or video CODECs for interfacing to external analog signals;
phase locked loop (PLL) circuitry to reduce skew within various blocks within the
IC chip;

a programmable, fast serial interface core;
a programmable CPU interface core;
a programmable memory interface (PMI) core; and

CL further comprising power-down circuitry, in combination with one or more of these
additional cores, incorporated on the IC chip to provide power and/or processing savings when a
given one of the cores is not in use. (no change)

38. (Currently Amended) Signal processing interface, ~~comprising~~ according to claim 46, wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a RISC core incorporated on the IC chip;~~

the at least one additional core includes the audio and/or video CODEC ~~for~~
~~interfacing to external analog signals incorporated on the IC chip; and~~

~~further comprising the~~ power-down circuitry ~~incorporated on the IC chip to~~
~~provide~~ provides the power and/or processing savings when the audio and/or video CODEC is not
in use.

39. (Currently Amended) Signal processing interface, ~~comprising~~ according to claim 46, wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a RISC core incorporated on the IC chip;~~

the at least one additional core includes the PLL phase locked loop (PLL)
circuitry ~~incorporated on the IC chip to reduce skew within various blocks within the IC chip;~~
and

~~further comprising the power-down circuitry incorporated on the IC chip to~~
~~provide provides the power and/or processing savings when the PLL circuitry is not in use.~~

c/ 40. (Currently Amended) Signal processing interface, ~~comprising according to claim~~
46, wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a RISC core incorporated on the IC chip;~~

the at least one additional core includes the a programmable, fast serial interface
core ~~to interface to a serial interface standard incorporated on the IC chip; and~~

~~further comprising the power-down circuitry incorporated on the IC chip to~~
~~provide provides the power and/or processing savings when the serial interface core is not in use.~~

41. (Currently Amended) Signal processing interface, ~~comprising according to claim~~
40, wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a RISC core incorporated on the IC chip; and~~

~~_____ a programmable, fast the serial interface core to interface to a serial interface~~
standard is incorporated within the reconfigurable logic block.

42. (Currently Amended) Signal processing interface, ~~comprising according to claim~~
46, wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~a RISC core incorporated on the IC chip;~~
the at least one additional core includes the [[a]] programmable CPU interface
~~core incorporated on the IC chip; and~~
~~further comprising the power-down circuitry incorporated on the IC chip to~~
~~provide~~ provides the power and/or processing savings when the programmable CPU interface
core is not in use.

43. (Pending) Signal processing interface according to claim 42, wherein:
the programmable CPU interface core is incorporated within the reconfigurable
logic block.

44. (Pending) Signal processing interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the IC chip;
a RISC core incorporated on the IC chip; and
a programmable memory interface (PMI) core incorporated on the IC chip, the
PMI core communicates with off-chip memory and configures it virtually into what is optimal
for an application that demands non-standard size memory.

45. (Pending) Signal processing interface according to claim 58, wherein:
the programmable memory interface core is incorporated within the
reconfigurable logic block.

46. (Pending) Signal processing interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the IC chip;
a RISC core incorporated on the IC chip; and
at least one additional core selected from the group consisting of

audio and/or video CODEC for interfacing to external analog signals;
phase locked loop (PLL) circuitry to reduce skew within various blocks within
the IC chip;

- a programmable, fast serial interface core;
- a programmable CPU interface core;
- a programmable memory interface (PMI) core; and

c/ further comprising power-down circuitry, in combination with one or more of these
additional cores, incorporated on the IC chip to provide power and/or processing savings when a
given one of the cores is not in use.

47. (Pending) The multimedia interface according to claim 23, further comprising a
configuration port that allows a user access to the block of reconfigurable logic from off-chip.

48. (Pending) Multimedia interface, comprising:
an integrated circuit (IC) chip;
a block of reconfigurable logic incorporated on the I C chip;
a media processor block incorporated on the IC chip; and
audio and/or video CODEC and an analog interface incorporated on the IC chip,
the audio and/or video CODEC communicating, via the analog interface, with external analog
signals.

49. (Canceled) ~~Multimedia interface, comprising:~~
~~an integrated circuit (IC) chip;~~
~~a block of reconfigurable logic incorporated on the IC chip;~~
~~a media processor block incorporated on the IC chip;~~
~~means, incorporated on the IC chip, for reducing skew within various blocks~~
~~within the IC chip; and~~

~~_____ further comprising power down circuitry incorporated on the IC chip to provide power and/or processing saving when the means for reducing skew is not in use.~~

50. (Canceled) ~~The multimedia interface according to claim 31, wherein the serial interface standard is one of USB and IEEE 1394.~~

51. (Canceled) ~~The multimedia interface according to claim 32, wherein the serial interface standard is one of USB and IEEE 1394.~~

52. (Currently Amended) Multimedia interface, ~~comprising~~ according to claim 37, wherein:

~~an integrated circuit (IC) chip;~~

~~_____ a block of reconfigurable logic incorporated on the IC chip;~~

~~_____ a media processor block incorporated on the IC chip;~~

the at least one additional core includes the PMI ~~a programmable memory interface (PMI) core incorporated on the IC chip; and~~

~~further comprising the power-down circuitry incorporated on the IC chip to provide provides the power and/or processing savings when the PMI core is not in use.~~

53. (Pending) The multimedia interface according to claim 37, wherein the media processor has a virtual instruction set capable of implementing a variety of multimedia algorithms.

54. (Pending) Signal processing interface, comprising:

an integrated circuit (IC) chip;

a block of reconfigurable logic incorporated on the IC chip;

a RISC core incorporated on the IC chip; and

audio and/or video CODEC and an analog interface incorporated on the IC chip, the audio and/or video CODEC communicating, via the analog interface, with external analog signals.

55. (Canceled) ~~Signal processing interface, comprising:~~

C/ ~~_____ an integrated circuit (IC) chip;~~
~~_____ a block of reconfigurable logic incorporated on the IC chip;~~
~~_____ a RISC core incorporated on the IC chip;~~
~~_____ means, incorporated on the IC chip, for reducing skew within various blocks within the IC chip; and~~
~~_____ further comprising power down circuitry incorporated on the IC chip to provide power and/or processing saving when the means for reducing skew is not in use.~~

56. (Canceled) ~~The signal processing interface according to claim 40, wherein the serial interface standard is one of USB and IEEE 1394.~~

57. (Canceled) ~~The signal processing interface according to claim 41, wherein the serial communication standard is one of USB and IEEE 1394.~~

58. (Currently Amended) Signal processing interface, comprising according to claim 46, wherein:

~~_____ an integrated circuit (IC) chip;~~
~~_____ a block of reconfigurable logic incorporated on the IC chip;~~
~~_____ a RISC core incorporated on the IC chip;~~
the at least one additional core includes the PMI a programmable memory interface (PMI) core incorporated on the IC chip; and
~~further comprising the power-down circuitry incorporated on the IC chip to provide~~ provides the power and/or processing savings when the PMI core is not in use.

C1
end

Please add following claim.

59. (new) The multimedia interface according to claim 23, wherein the block of reconfigurable logic contains a least common denomination set of instruction for operating the block of media processor.
